

Virtex-4 FPGA SEU Mitigation Design Consideration

Chen Wei Tseng, Carl Carmichael, Michelle Fernandez, Brian Philofsky, and Gary Swift
1Xilinx

The Virtex-4 QV advantages

Device	SEL MeV-cm2/mg	TID krad	CLB Array	# of Slices	# of LUTs	# of FFs	Distributed RAM bits	Block RAM	# of Blocks	# of Multipliers	# of DCMs/DLLs, PMCDs, PLLs	# of BUFs	# of Max I/O	# of Max diff pairs	# of Rocket I/Os	# of PPCs	# of EMACs
LX200	100	250	4 slices per CLB 192 x 116	89,088	178,176	178,176	2 slices per CLB 1,425,408	18k bits per block 6,193,152	336	DSP48 1 96	DCMs, PMCDs 12, 8	BUFs 32	Max I/O 960	diff pairs 480	Rocket I/Os 0	PPCs 0	EMACs 0
SX55	100	250	4 slices per CLB 128 x 48	24,576	49,152	49,152	2 slices per CLB 393,216	18k bits per block 5,899,240	320	DSP48 8 512	DCMs, PMCDs 8, 4	BUFs 32	Max I/O 640	diff pairs 320	Rocket I/Os 0	PPCs 0	EMACs 0
FX60	100	250	4 slices per CLB 128 x 52	25,280	50,560	50,560	2 slices per CLB 404,480	18k bits per block 4,276,224	232	DSP48 2 128	DCMs, PMCDs 12, 8	BUFs 32	Max I/O 576	diff pairs 288	Rocket I/Os 12 or 16	PPCs 2	EMACs 4
FX140	100	250	4 slices per CLB 192 x 84	63,168	126,336	126,336	2 slices per CLB 1,010,688	18k bits per block 10,174,464	552	DSP48 2 192	DCMs, PMCDs 20, 8	BUFs 32	Max I/O 896	diff pairs 448	Rocket I/Os 24	PPCs 2	EMACs 4

Implementation Settings


- XST:
 - Change FSM Encoding Algorithm to “Sequential”
 - Enable Safe Implementation
- MAP:
 - Disable global optimization (default)

General Design Considerations

- TMRTool User Guide
 - Selection IO mitigation
 - DCM divided clock phase matching challenge
 - Asynchronous elements
 - Finite State Machine implementation impact
 - Timing
 - Simulation and hardware verification and many others

Defeat DCE and MBU

- Area Group Overview
 - Slice level control to frame level control
 - Different level of control
 - Timing impact for designs with large number of voters
- Assign Area Group
 - By instance name with wild card
INST “*_TR0” AREA_GROUP = “AG_TR0”;
 - By clocking source: only capture synchronous elements
 - TIMESPEC TS_clkin_TR0=PERIOD “clkin_TR0” TS_clkin_TR0;
 - TIMEGRP “clkin_TR0” AREA_GROUP = “clk_TR0_AG”;
- Range Assignment
 - No range assignment simply default to slice level control
 - Could increase routing time. Skip for design with lots of voters
 - AREA_GROUP “AG_TR0” RANGE=SLICE_X0Y0:SLICEX16Y16;
- Close Attribute
 - Could increase routing time
 - Avoid for clocking source based area group
- Example
AREA_GROUP “AG_TR0” PLACE=CLOSED;
AREA_GROUP “AG_TR0” GROUP=CLOSED;



V4 Specific Primitives Usage Consideration

Primitives	Usage Consideration
SRL16	1. Must enable GLUT_MASK
LUTRAM	2. Constant data flush
FIFO	1. Empty and Full flag issues 2. Check Xilinx solution 22462
Half Latch	1. No stuck error 2. Alternative dedicated posts a.Set XIL_MAP_RETAIN_CONSTANT_FF_CTL b.Set XIL_PAR_VCC_HARD1_ONLY
DCM	1. Must disable GLUT_MASK 2. Phase shift for divided output
DCI	1. IO or bank wide failure a.Stuck failure with Continuous and Freeze 2. Robustness: As required, Continuous, Freeze
IDELAY IDELAY_CTL	1. One IDELAY_CTL per bank 2. Single point, bank wide failure
STARTUP	1. Ground CLK, GSR, GTS 2. Tie all USR* ports high

- Regional GLUT_MASK control to be supported in future software
- Dedicated TIEOFF site support
 - ISE: 9.2isp3
 - TMRTool: TBD

Power Saving

- TMR typically equates to 3X power consumption
- Power Reduction option available for XST, Map, and PAR
- Average of 10~15% power reduction
 - Minimize net capacitance
 - Optimize net capacitance routing for non timing critical nets
 - Reprogram LUT to lower internal toggle
- May decrease design footprint as shorter routes are used
- Future Improvements
 - Clock Power reduction
 - Power aware clustering